Sort by
  1. Language:All
  2. Category:vhdl
  3. Time:ALL
  4. View:All
Remove all
Language More Hide
Category More Hide

reconfigurable fir filter vhdl code

this is an fir filter implementation code for a reconfigurable fir filter design coded in vhdl language...

VHDL for 16 bit Time Domain Convolution

Convolution is a common operation in digital signal processing. In this project, I created a custom circuit implemented on the Nallatech board that exploits a significant amount of parallelism to improve performance compared to a microprocessor. Convolution takes as input a signal and a kernell The...

turbo coder

CHAPTER2LUT-LOG-BCJRARCHITECTUREThe energy consumption of conventionalLUT-Log-BCJR architectures cannot be significantly reduced by simply reducingtheir clock frequency and throughput. This motivates our novel architecture ofimplementing the basis ACS circuit in the system which is specifically desi...

8 bit CPU design

Application backgroundThe use of quartus7.2 for the 8 bit shift CPU design, can make a thorough understanding of the CPU design, function and so on. The basic components of the CPU are operational components, register sets, micro commands, and timing systems. These components are connected by the CP...

VHDL simulation of direct sequence spread spectrum communication system

Direct sequence spread spectrum communication system : Contains: 信源 、 擾碼 、 交織 、 直擴 、 BPSK 調制、 解調 、 相關 、 Interwoven solutions for 、 解擾 Several parts through QuartusII 9 compiler testing is feasible. Code original containing syste...

Study on Turbo Code decoder and FPGA implementation.

Altera Quartus II software platform completed the decoding of Turbo codes based on Log-MAP algorithm for FPGA design and implementation. In Turbo yards of FPGA design and achieved part, main for has Turbo yards of compiled yards device in the all important module for has design and achieved, such as...

OFDM Modulation and Demodulation

Cyclic prefix insertion is commonly used in orthogonal frequency division multiplexing (OFDM) systems as a way  to mitigate the effects of intersymbol-interference (ISI). It copies the end section of an inverse fast Fourier  transform (IFFT) packet to the beginning of an OFDM s...

Micron Nand Flash controller

The controller micron companies, it is a reference nature, with the flash of shoes can download the reference,  containing ECC function...

VHDL realization of 3*3 matrix multiplication

Matrix multiplication vhdl implementation, dimension fixed, very instructive.Focus on understanding the interface, timing settings, delay control. Because the structure is relatively clear, not added stimulus file, you can write your own....

prev 1 2 3 4 5 6 7 8 9 10 ... 40 next


Don't have an account? Register now
Need any help?
Mail to: [email protected]


CodeForge Chinese Version
CodeForge English Version

Where are you going?

^_^"Oops ...

Sorry!This guy is mysterious, its blog hasn't been opened, try another, please!

Warm tip!

CodeForge to FavoriteFavorite by Ctrl+D
全民欢乐捕鱼攻略技巧 极速时时论坛 天天乐百人炸金花棋牌 万能六码怎么选出一组 久盈娱乐app 二八杠有没有诀窍 官网248彩票 重庆时时现场开奖结果 大集汇俱乐部 云南时时彩最新开奖结果 快速时时是哪里开的 彩票360安卓版 天天计划软件手机版式 幸运飞艇公式算法技巧 百人炸金花无限金币版 大发亚投彩票 pk10长期挂机玩法